CLAIMS

1

1

1

1

What is claimed is:

1	1.	A method comprising:
2		predicting a next micro-operation address;
3		storing the predicted address into a first memory;
4		retrieving the predicted address from the first memory;
5		accessing a second memory at the retreived address to get a next micro-
6	opera	ation

- 2. The method of claim 1, wherein storing the predicted address comprises programming the address into a read-only memory.
- 1 3. The method of claim 1, further comprising determining whether the microoperation address is correctly predicted.
- The method of claim 3, further comprising correcting the predicted address if
 the address is mispredicted.
- The method of claim 4, wherein the next micro-operation indicates whetherthere is a jump present.
- 1 6. The method of claim 5, wherein the next micro-operation comprises one or2 more jump bits.

The method of claim 6, wherein determining whether the address is correctly 7. 1 predicted comprises checking the jump bit of the next micro-operation. 2 1 The method of claim 7, wherein the next micro-operation address comprises a 8. 1 2 plurality of bits. 1 The method of claim 8, wherein determining whether the address is correctly 1 9. predicted further comprises checking the two least significant bits of the next micro-2 operation address to determine if a jump was executed. 3 1 The method of claim 9, wherein correcting the predicted address comprises 1 10. zeroing out the two least significant bits of the next micro-operation address. 2 1 The method of claim 1, further comprising storing the next micro-operation for 1 11. 2 use in an instruction pipeline. The method of claim 11, wherein storing the next micro-operation comprises 1 12. 2 writing the micro-operation into a register. 1 1 13. A system comprising: a first memory to store microcode, wherein the first memory is accessed at a 2 next address to get a next micro-operation; 3 a second memory to store predicted micro-operation addresses; 4 misprediction recovery logic coupled to the first memory to determine if the 5 predicted address is correct and to determine a recovery address; and 6 a selector coupled to the first memory, the second memory, and the 7 misprediction recovery, to select either the predicted address or the recovery address 8

Attorney Docket Ref: 042390.P13413

- as the next address at which to access the first memory based on the determination
 by the misprediction recovery logic as to whether the predicted address is correct.
 - 1 14. The system of claim 13, wherein the misprediction recovery logic to determine
 - 2 if the predicted address is correct comprises the misprediction recovery logic to
 - 3 determine whether there is a jump present and whether a jump was executed.
 - 1 15. The system of claim 14, wherein each address comprises a plurality of bits.
 - 1 16. The system of claim 15, wherein the next micro-operation comprises at least one jump bit.
 - 1 17. The system of claim 16, wherein the misprediction recovery logic to determine 2 whether there was a jump present comprises the misprediction recovery logic to 3 check the jump bit of each micro-operation.
 - 18. The system of claim 17, wherein the misprediction recovery logic to determine whether there was a jump executed comprises the misprediction recovery logic to check the two least significant bits of the next address.
 - 1 19. The system of claim 18, wherein the misprediction recovery logic to determine 2 the recovery address comprises the misprediction recovery logic to zero out the two 3 least significant bits of the next address.
 - 1 20. The system of claim 19, wherein the misprediction recovery logic to determine 2 the recovery address further comprises the misprediction recovery logic to add the 3 number of micro-operations per line to the next address. Attorney Docket Ref: 042390.P13413

- 14 -

1

1

1

1

1

2

3

1

1

1

- The system of claim 13, further comprising a register coupled to the first 21. 1 2 memory to store the next micro-operation. 1 The system of claim 13, further comprising a register coupled to the first 22. 1 memory to store the next address for use by the misprediction recovery logic. 2 1 The system of claim 13, wherein the selector is a multiplexer. 23. 1 1 1 24. A method comprising: predicting a next micro-operation address; 2 3 determining a recovery address; determining whether the predicted address is correct; selecting between the predicted address and the recovery address based on 5
- 1 25. The method of claim 24, further comprising storing the predicted address.

accessing a memory with the selected address to get the next micro-operation.

whether the predicted address is correct; and

- 1 26. The method of claim 25, wherein storing the predicted address comprises 2 storing the predicted address in a read-only memory.
- 1 27. The method of claim 24, wherein determining whether the predicted address is 2 correct comprises determining whether there is a jump present and whether a jump 3 was executed.
- 1 28. The method of claim 24, wherein the memory stores microcode.

Attorney Docket Ref: 042390.P13413

6

1

1

1

1

- 1 29. The method of claim 24, further comprising storing the next micro-operation.
- 1 30. The method of claim 24, further comprising storing the selected address.

1